

ITL.1052US
(P17706)

APPLICATION

FOR

UNITED STATES LETTERS PATENT

TITLE: DETECTING PEAK SIGNALS

INVENTORS: KEVIN W. GLASS

Express Mail No. EV 337934389 US

Date: December 30, 2003

Prepared by: Trop, Pruner & Hu, P.C.
8554 Katy Freeway, Ste. 100, Houston, TX 77024
713/468-8880 [Office], 713/468-8883 [Fax]

DETECTING PEAK SIGNALS

Background

The present invention relates generally to detecting peak signals, and more particularly to detecting such 5 signals at high frequencies.

The operating frequencies of communication systems continue to rise, and engineering components for such communication systems raises a number of challenges. For example, many communication systems include one or more 10 amplifiers to amplify a received signal. At very high bandwidths, for example, optical communication systems operating at frequencies greater than 10 Gigahertz (GHz) and above, various problems may arise. Such problems include the possibility of bandwidth degradation, power 15 dissipation, and increased die area. More so, for a circuit in an amplifier to detect a loss of received signal over large bandwidths, an extremely large requirement on the dynamic range of such detection is needed. Such a loss of detection circuit also requires low loading so that it 20 causes no degradation in an amplifier's bandwidth or gain.

Additionally, in such communication systems, a need exists to vary a threshold signal representative of a loss of signal threshold, as hysteresis is needed to differentiate between an assertion level and a deassertion 25 level. Further, such a threshold level must be maintained

over a wide range (i.e., as measured in decibels) and further must be maintained over varying process, temperature, and supply voltage conditions.

5 A need thus exists to detect peak signals and to vary threshold levels over a wide operating range.

Brief Description of the Drawings

FIG. 1 is a block diagram of a threshold detector in accordance with one embodiment of the present invention.

10 FIG. 2 is a schematic diagram of a threshold detector in accordance with one embodiment of the present invention.

FIG. 3 is a schematic diagram of a hierarchical Schmitt trigger in accordance with one embodiment of the present invention.

15 FIG. 4 is a detailed schematic diagram of the hierarchical Schmitt trigger of FIG. 3.

FIG. 5 is a detailed schematic diagram of an output buffer amplifier in accordance with one embodiment of the present invention.

20 FIG. 6 is a block diagram of an optical system in accordance with one embodiment of the present invention.

Detailed Description

25 In various embodiments, a circuit implementing a highly sensitive, minimum complexity, comparator/peak detector circuit (i.e., a threshold detector) may provide very high frequency of operation, high dynamic range,

very low input loading, and self-latching. As used herein the term "high frequency" means a frequency greater than approximately 10 GHz.

In certain embodiments, such a circuit may be used
5 to detect a loss of received signal in a communication system. For example, in an optical communication system, an amplifier, such as a limiting amplifier (LIA), may be present to amplify a received optical signal (after its conversion to an electrical signal). Such a limiting
10 amplifier may have a plurality of differential stages to boost the received signal. Because its loading is so low, the threshold detector may be inserted after a second differential amplifier stage of the limiting amplifier, while causing no degradation in the limiting
15 amplifier bandwidth or gain.

In one embodiment, a threshold detector may be incorporated into a limiting amplifier having a 40 GHz bandwidth. For such high frequency operation, the threshold detector may have a loss of signal detection
20 range from approximately 15 millivolts (mV) to 150mV. In other embodiments, the detection range may vary accordingly. To aid in detection, the circuit may measure the absolute value, or peak voltage, of the limiting amplifier differential stage output, rather than the
25 differential value.

Referring now to FIG. 1, shown is a block diagram of a threshold detection circuit in accordance with one embodiment of the present invention. As shown in FIG. 1, threshold detector 10 receives a differential pair of voltage signals V_p and V_n at an absolute value detector 20. In one embodiment, input voltage signals may be obtained from a differential stage of a LIA, a transimpedance amplifier (TIA) output or the like, in an embodiment used in an optical communication system. A current source 25 may be used to provide a current source to both absolute value detector 20 and a reference circuit 30.

In one embodiment, reference circuit 30 may generate reference signals that are compensated for temperature and current flowing through the circuit such that the output of reference circuit 30 provides a tracking reference signal. Use of this reference signal allows a valid threshold comparison to be performed over wide frequency ranges and temperature conditions. In one embodiment, reference circuit 30 may include a plurality of Schmitt triggers as will be discussed below.

The outputs of absolute value detector 20 and reference circuit 30 may be provided to a low impedance or cascode comparator 40. Also, these output signals may be fed to a common mode direct current (DC) feedback circuit 35, which provides feedback to current source 25. In one embodiment, feedback circuit 35 may be the same bias

generator as used in an internal stage of a limiting amplifier of which threshold detector 10 is a part. In such manner, the DC output level of the current comparator 40 may be maintained such that the transistors operate in 5 the forward active region.

Cascode current comparator 40 may be used to perform desired threshold detection by comparing the output of absolute value detector 20 to the tracking reference signal provided by reference circuit 30. Differential outputs of 10 cascode current comparator 40 may be provided to a differential amplifier current comparator 50 that may be used to generate a high gain output signal that is input to a latch 55, which may be a set/reset latch. The outputs of latch 55 may be provided to one times (1x) level shifting 15 buffers 60 and 65, respectively. In one embodiment, such level shifting buffers each may be formed of a Darlington circuit.

The output of buffers 60 and 65 may be a differential signal representing a loss of received signal of an input 20 signal represented by differential signal pair V_p and V_n .

For example, the loss of received signal may be indicative that an optical receiver has lost an incoming signal. In such manner, an optical communication system including a limiting amplifier having such a threshold 25 detector may generate a loss of received signal that may be

transmitted back to a transmitting source so that lost data may be retransmitted via an optical fiber, for example.

Referring now to FIG. 2, shown is a schematic diagram of a threshold detector 10 in accordance with one embodiment of the present invention. As shown in FIG. 2, differential input signals V_p and V_n are coupled to, respectively, a base of transistors Q1 and Q2. In the embodiment shown in FIG. 2, transistors Q1 and Q2 (and the additional transistors of FIG. 2) are n-p-n Indium Phosphide (InP) heterojunction bipolar transistors (hbt). Such transistors may be minimum sized, and have a beta (β) of approximately 20. Transistors Q1 and Q2 have collectors and emitters coupled together, as shown in FIG. 2. Transistors Q1 and Q2 thus form an input stage for threshold detector 10.

As further shown in FIG. 2, transistors Q3 and Q4 have emitters coupled together with the emitters of transistors Q1 and Q2. Additionally, the bases of transistors Q3 and Q4 are coupled together, as are their collectors. The bases of transistors Q3 and Q4 are coupled to receive a tracking reference signal, $V_{threshold}$. In one embodiment, the tracking reference may be obtained from a plurality of Schmitt triggers, as will be discussed below.

Further shown in FIG. 2, transistors Q5 and Q6 act as a current comparator to compare the input signal to the reference signal. As shown in FIG. 2, Q5 and Q6 have

collectors coupled to the bases of each other. Further, transistor Q5 has an emitter coupled to the collectors of Q1 and Q2 and Q6 has an emitter coupled to the collectors of Q3 and Q4.

5 A power supply voltage (V_{cc}) is coupled to various transistors through resistors R1 through R4, respectively. Resistors R1 through R4 may have values that vary in different embodiments. Transistor Q7 has a base coupled to the emitter of Q5, a collector coupled to the power supply 10 voltage through R1 and an emitter coupled to the emitter of transistor Q8. Transistor Q8 in turn has a base tied to the emitter of Q6 and a collector coupled to the power supply voltage via R2. Transistor Q9 has a collector coupled to the emitter of Q7 through resistor R5 and a 15 collector coupled through resistor R6 to V_{cc} . More so, transistor Q9 has its base coupled to its collector, which is also coupled to a base of transistor Q11, which is connected in series with transistor Q10 and resistor R7. Capacitors C1, C2 and C3 are also included in the threshold 20 detector 10 for biasing and noise reduction purposes.

Thus as shown in FIG. 2, a differential amplifier stage may have its current set by a common mode feedback bias generator and a compare reference utilizing the same bias generator as the limiting amplifier internal stages. 25 The input to the circuit on one side are transistors Q1 and Q2, which may be minimum size n-p-n transistors from each

output of the internal differential limiting amplifier stage, and may be coupled to form an absolute value rectifier, or peak detector circuit.

In the embodiment of FIG. 2, the reference side of the 5 comparator may be connected to a voltage reference that is a replica of half of the differential limiting amplifier stage that is supplying the input signals, along with utilizing the same bias generator as the rest of the limiting amplifier. In such an embodiment, emitter area 10 may be maintained on both sides of the comparator, providing extremely good process, temperature, and power supply level tracking.

High frequency of operation and low input loading may be obtained by using cross coupled minimum size n-p-n 15 transistors Q5 and Q6 between the input transistors and the resistor loads. These transistors present a low input impedance at the collector of the input devices Q1 and Q2, minimizing the Miller effect multiplication of the base - collector capacitance of these devices, thus minimizing the 20 input loading to the comparator, along with maximizing the frequency of operation of the comparator. The cross coupled devices may provide positive feed-back gain to the comparator, along with providing a built-in latch. Further, a separate bias voltage is not needed for these 25 devices.

Thus, a large dynamic operating range may be achieved using a minimal number of devices between the input transistors and the power supply, along with a common mode feedback circuit that maintains operation of these devices 5 in the forward active region over all input levels, power supply levels, process corners and temperature. Due to the minimal design implementation, power is saved, while enabling a very compact microwave friendly layout.

A means of varying the loss of signal threshold may be 10 used to create hysteresis between an assertion threshold level for a loss of signal detect and a de-assertion threshold level. In certain embodiments, the ratio between these levels may be maintained to a range of approximately 2 decibels (dB) to 6dB, over a wide range of process, 15 temperature, and supply voltage conditions. To maintain the loss of signal hysteresis ratio of 2dB to 6dB, it may be desirable to vary the amount of hysteresis voltage introduced in direct proportion to the threshold level set.

In one embodiment, a Schmitt trigger coupled inside a 20 Schmitt trigger circuit, i.e., a hierarchical Schmitt trigger may be used to obtain a variable hysteresis level. This circuit may vary its magnitude of hysteresis voltage imposed by the first level Schmitt trigger in direct proportion to an externally programmed threshold voltage 25 level for the first level Schmitt trigger. In various embodiments, this hierarchy may be continuously extended

to n levels. The Schmitt triggers may be implemented with differential amplifiers having one output feeding back into one input.

Referring now to FIG. 3, shown is a schematic diagram 5 of a hierarchical Schmitt trigger 100 in accordance with one embodiment of the present invention. As shown in FIG. 3, hierarchical Schmitt trigger 100 includes a first amplifier 110 and a second amplifier 120. The amplifiers may be differential amplifiers, in certain embodiments. 10 First amplifier 110 has an inverting input coupled to receive an input voltage signal V_{in} and a noninverting input coupled to receive an output of second amplifier 120. The output of amplifier 110 is the output signal of the circuit, V_{out} . Also, V_{out} is coupled through a voltage 15 divider formed of resistors 112 and 114 to the inverting input of amplifier 120. As discussed above, the output of amplifier 120 is fed to the noninverting input of amplifier 110. In addition, the output of amplifier 120 is fed back to the noninverting input of amplifier 120 through a 20 voltage divider formed of resistors 122 and 124. In different embodiments, the values of resistors 112, 114, 122 and 124 may vary as desired.

Referring now to FIG. 4, shown is a detailed schematic diagram of a hierarchical Schmitt trigger current 25 150 in accordance with one embodiment of the present invention. As shown in FIG. 4, the circuit is formed with a

differential amplifier structure having one output feeding back into one input.

As shown in FIG. 4, a loss of signal threshold signal (LOSTH) is input to a node between resistors R28 and R29.

5 The LOSTH signal may be received from an off chip variable resistor or potentionometer, in one embodiment. Resistor R29 is further coupled to a collector of transistor Q20 and a base of transistor Q25, which is part of a Darlington circuit. In the embodiment of FIG. 4 (as with the

10 transistors of FIG. 2), the transistors may be InP hbt transistors of a minimum size. Transistor Q20 has its base coupled to its collector and an emitter coupled to a collector of transistor Q21. Transistor Q21 in turn has an emitter coupled through a resistor R20 to a collector of

15 transistor Q24, and a base coupled to a node between resistors R23 and R24. Resistor R23 is further coupled to an emitter of transistor Q28 which is driven by a control signal V_{28} coupled to its base. In one embodiment, the control signal may be coupled to a node between R2 and a

20 collector of Q8 (of FIG. 2).

Transistor Q24 has an emitter coupled to V_{cc} through resistor R22 and a base coupled to receive a bias voltage (V_{bias}) from a bias generator. A capacitor C21 is coupled to between the base of Q24 and V_{cc} for biasing. Further, a

25 capacitor C20 is coupled between the base of Q25 and V_{cc} . A second portion of the differential amplifier stack may be

similarly coupled with transistors Q22 and Q23 coupled similarly as transistors Q20 and Q21, with a base of Q23 coupled to a node between resistors R25 and R26. Resistor R25 is further coupled to an emitter of transistor Q29,
5 which has a base coupled to a node between resistors R28 and R29, and a collector coupled to Vcc.

Still referring to FIG. 4, a Darlington circuit is formed of transistors Q25, Q26 and Q27 to provide a tracking voltage reference signal ($V_{threshold}$) to a threshold
10 detector circuit. Q27 has an emitter coupled to Vcc through resistor R27.

In one embodiment, the tracking voltage reference signal may be provided to a base of transistor Q4 of FIG.
2. While discussed as being so coupled, it is to be
15 understood that a hierarchical Schmitt trigger in accordance with embodiments of the present invention may find application outside of such a peak detector circuit. That is, such a hierarchical Schmitt trigger may be used in applications in which it is desirable to adjust a
20 hysteresis value. In such manner, a circuit may be allowed to adjust a set threshold with hysteresis to keep an output as a set percentage of an input level. That is, as an input level increases, a set threshold may be accordingly increased to maintain a set percentage of the input level
25 as the set threshold.

In other embodiments, an n-level hierarchy of Schmitt triggers may be formed. Such embodiments may be used in fiber optics applications where signal strength detection is desired, such as in transimpedance
5 amplifiers, limiting amplifiers, clock and data recovery (CDR) circuits, and laser modulators and drivers. Other embodiments may be used in radio frequency (RF) radio communications applications where signal strength detection and measurement is desired.

10 FIG. 5 is a schematic diagram of an output buffer amplifier in accordance with one embodiment of the present invention. As shown in FIG. 5, output buffer amplifier 175 includes a differential amplifier stage formed of transistors Q50 and Q51, each having a base coupled to receive a respective input signal V_N and V_P . Transistors
15 Q50 and Q51 have emitters coupled together and further coupled to transistors Q52 and Q53 (connected in series to a voltage V_{cc} through resistor R50). Transistor Q53 has a base coupled to receive a bias signal, V_{bias} . Additional
20 biasing is obtained via capacitors C50, C51, and C52. Additionally, transistors Q50 and Q51 have collectors coupled to respective emitters of transistors Q54 and Q55, which have bases cross-coupled to the other's emitters. The collectors of Q54 and Q55 are further coupled to V_{cc}
25 through resistors R52 and R53.

The collectors of transistors Q54 and Q55 are further coupled to bases of transistors Q55 and Q56, which, together with a respective one of transistors Q60 and Q61 form a first and second Darlington circuit. The Darlington 5 circuits provide one time level shifting to the differential outputs LOSP and LOSN.

In the embodiment shown in FIG. 5, the Darlington circuits are biased by transistors Q58 and Q59 having bases and collectors coupled to V_{cc} and cross-coupled transistors 10 Q62 and Q63 having emitters coupled to V_{cc} through resistors R62 and R63. The output signals LOSP and LOSN are further biased by capacitors C60 and C61 and resistors R60 and R61.

In such manner, output buffer amplifier 175 provides extra gain beyond that which is available with resistive 15 loads. Further, output buffer amplifier 175 provides boosted gain by using the cross-coupled transistors to provide positive feedback and a measure of hysteresis. In various embodiments, the gain provided by such an output stage may be greater than that provided via a resistive 20 load and/or a cascaded output stage.

Referring now to FIG. 6, shown is a block diagram of a system in accordance with one embodiment of the present invention. As shown in FIG. 6, system 300 may include a receiver line card or other switching device used in, for 25 example, a high speed optical network, such as a metro area

network (MAN), a local area network (LAN), or a wide area network (WAN).

As shown in FIG. 6, system 300 receives an optical signal from, for example, an optical fiber, and converts it 5 into an electrical signal. An optical to electrical (O/E) converter 310 may be used to convert the optical input into a small electrical current. In various embodiments, O/E converter 310 may be a positive intrinsic negative (PIN) diode or an avalanche photo detector (APD). A 10 transimpedance amplifier (TIA) 320 (or pre-amplifier) then converts the current into an electrical voltage. The TIA signal, which may vary from a few mV up to 150mV (peak to peak) or more, may be passed to a limiting amplifier (LIA) 330. In alternate embodiments, an automatic gain 15 controlled (AGC) amplifier may be used in place of the LIA. LIA 330 produces a signal of sufficient amplitude/power to drive a clock and data recovery (CDR) device 340. CDR 340 may convert the analog input signal to a digital bit stream with an associated clock (CLK). A demultiplexer (DeMUX) 20 350 may be used to convert the serial high-speed data stream to a parallel signal at lower speed. In one embodiment, DeMUX 350 may transform the serial data signal into four parallel data signals at a corresponding lower data rate. If, for example, in an optical carrier (OC) - 25 768 system transmitting data at 40 Gigabits per second

(Gbit/s), data is fed into a 1:4 DeMUX, four parallel data outputs at 10 Gbit/s may be produced.

These data signals may interface to a digital processing system, for example, via an application specific 5 integrated circuit (ASIC) 360. ASIC 360 may be a media access control (MAC) module, for example. In one embodiment, the line card may serve as an interface between an optical fiber line and a computer system 375. It is to be understood that a given line card may also include 10 components to transmit signals over an optical fiber. Such components may include a laser driver, an encoder and a serializer, for example, for the transmitting mode.

While discussed above as an optical system, it is to be understood that embodiments of the present invention may 15 be used in connection with various optical, radio and other devices which may benefit from loss of signal detection and hysteresis adaption in accordance with an embodiment of the present invention.

Embodiments may be implemented in a computer program 20 that may be stored on a storage medium having instructions to program a system to perform the embodiments. The storage medium may include, but is not limited to, any type of disk including floppy disks, optical disks, compact disk read-only memories (CD-ROMs), compact disk rewritables (CD-RWs), and magneto-optical disks, semiconductor devices such 25 as read-only memories (ROMs), random access memories (RAMs)

such as dynamic RAMs and static RAMs, erasable programmable read-only memories (EPROMs), electrically erasable programmable read-only memories (EEPROMs), flash memories, magnetic or optical cards, or any type of media suitable
5 for storing electronic instructions.

Thus in certain embodiments, peak detection, voltage comparison and latching may be merged into one compact circuit stage. Further, an absolute value rectifier, peak detector may be accomplished using two transistors.

10 In various embodiments, the peak detector may be self-latching, and provide for low input loading such that bandwidth of a limiting amplifier to which it is coupled is not affected. More so, a high frequency of operation, (in excess of 40GHz) may be provided with high
15 sensitivity having a positive feedback that boosts gain. Operation over a high dynamic range may be accommodated, as a low number of devices between supply increases region of operation, along with a common mode feedback bias circuit that maintains device operation in the
20 forward active region. In such a manner, excellent process, temperature, and supply tracking through biasing and a reference scheme may be accomplished, in certain embodiments.

In certain embodiments, a hysteresis ratio of 2dB to
25 6dB may be maintained over a 10:1 threshold dynamic range

of 15mV to 150mV. However, in other embodiments, a greater threshold dynamic range may be effected.

While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.